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Abstract 
This paper presents original designs of pressure sensor combining thin membrane micro-technology with a simple FET (Field 
Effect Transistor) detection. The proposed microelectronic process (fig. 1) is quite simple and could lead to the development of 
weak pressure sensor for biological application as heart pulse measure for example. The sensor designs are based on circular and 
cross shaped P-channel FET. The main topic of the paper is to investigate potentials of these devices. The sensor has been 
processed in MOS high temperature technology. Electrical characteristics of the sensor have shown wide drift in response to 
mechanical strain on the membrane. The electrical responses of the different designs FET sensors have been compared between 
each other and it thus has then been possible to evaluate the interest of a direct transistor detection integrated on a thin membrane. 
© 2009 Published by Elsevier Ltd. 
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1. Introduction 
Many designs of pressure sensor are available nowadays. It could use capacitive or inductive effect devices [1]. 
Most common designs use resistances as strain gauge. In these cases, pressure detection gauges are associated with a 
Wheatstone bridge to increase the accuracy of the measurement. It also involves for years now, MEMS (Micro 
Electro Mechanical Systems) process [2-3]. One of the most used techniques to realized pressure sensor is the bulk 
micromachining by anisotropic etching of the silicon. By this way, it becomes possible to perform thin membrane. 
The main second way to process pressure sensor is the surface micromachining and more especially sacrificial layer 
deposition for suspended part realization. In lot of pressure sensor it appears either thin membrane devices or 
suspended electrodes [4-5]. The FET pressure detection usually used suspended gate performed thanks to sacrificial 
layers [2]. In this case, the pressure acts on the gate and reduces the gap between the channel and the gate. The 
empty gap variation induces drift of the FET characteristics. The suspended aspect of such devices involves lots 
problems of reliability especially during the wire bonding step and it could appear drift of the rest level of the sensor 
in the time. This paper presents designs of pressure sensor based on P-channel FET realized on a thin membrane 
(fig. 1). Thus by this way, it becomes possible to detect deformation of the membrane induce by pressure, simply by 
the drift of the transfer characteristic of the transistor. The main advantage of this technique is to combine the well 
known bulk micromachining processes with a traditional FET detection rather than a simple resistance in doped 
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silicon or polysilicon. The detection FET is also realized in traditional MOS process in order to increase its 
robustness compare to Suspended Gate FET (SGFET) performed by surface micromachining. The aim of the paper 
is to investigate potential advantages of three different designs (circular, half diagonal and cross) (fig. 2 and fig. 3). 
2. Sensor fabrication process and designs presentation. 
Sensors are issued from a traditional high temperature MOS process. Devices used in this study are performed by 
high temperature process (fig. 1). Wafers used are <100> oriented and N type low-doped. The drain and source 
wells come from nitride boron diffusion at 1100°C with a 1200 nm SiO2 as protect layer. The channel is then 
oxidized at 1100°C on 70nm to perform the gate oxide. Gate and drain source contacts are then obtained by a 500nm 
aluminium layer deposit by joule evaporation. A last 300 nm SiO2 layer protects the top of the wafer. This layer is 
deposited by an APCVD (Atmospherical Pressure Chemical Vapor Deposition) process at 350°C without 
consequences for metal layers. 
Fig. 1: Lateral view of the circular p-MOS design on thin membrane. 
The silicon protect oxide layer of the back face is then patterned to perform the anisotropic etch of the silicon. 
The chemicals used are TMAH (Tetra Methyl Ammonium Hydroxide). The solution is 5% concentrated and at 80°C 
a 1μm/min etch rate could be obtained. The etch step is stopped when silicon membrane is around 10μm thickness. 
At the end of the process, the APCVD SiO2 insulator layer is finally open to reach the metal contacts of the 
transistor.  
(a) (b) (c) 
Fig. 2: SEM (Scanning Electron Microscope) and optical view of the circular p-MOS design (a) the cross gate FET sensor (b) and the half 
diagonal FET (c). 
Among the two designs investigated we have first a circular FET (fig. 2a). The channel is located at the border of 
the membrane in the area where the mechanical stress is the maximum. The gate is a ring of aluminum 200μm width 
and several mm long. During the stress, the width and length of the transistor channel are expected to increase in the 
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same proportionality. Thus drifts of the characteristics will be induced by variation of the silicon properties (Gds and 
μ) in the channel due to strains. The second design investigated is a cross design (fig. 2b) where the channel link 
diagonally the extremity of the membrane area. In this cross shaped design, the width of the channel is expected to 
deform much more than the length. This anisotropy of deformation should induce more drift in the FET 
characteristics. Last design is an half diagonal FET shape (fig. 2c) which is expected to react similarly to the cross 
design. 
3. Electrical tests and response to mechanical deformation 
Fig. 3: Drift of the transfer characteristic in a case of a cross gate FET according to strain on the membrane. Almost 2V of shift has been noticed 
for the maximum mechanical stress configuration. 
Fig. 4: Drift of the transfer characteristic of a half diagonal gate FET according to strain on the membrane, the drift of the threshold voltage Vth is 
about 300mV. 
To simulate the effect of a pressure variation, sensors have been stressed with a micro-needle to compress the 
membrane. In each case, four different levels of strain have been applied; the stress 0 is the rest state without strain. 
From 1 to 5 the level of stress applied by the micro-needle increase continuously.  
It has not been possible to calculate precisely the associated pressure variation simulated by this mechanical 
stress. Nevertheless it could be estimated around 5N/cm² at the maximum stress configuration.  Electrical tests have 
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shown large drift of the transfer characteristic with the mechanical stress applied. Indeed a 2V variation has been 
noticed for the Vth (Threshold Voltage) on cross gate p-MOS (fig. 3). In the case of the half diagonal gate sensor the 
drift was about 300mV (fig. 4), whereas the circular gate design generate no Vth drift but only Ids on and off current 
variation. These variations should mainly be due to the drain source resistance (Rds) variation with the stress (fig. 
5).  
Fig. 5: Evolution of the transfer characteristic in the case of a circular gate p-MOS FET with the increase of strain on the thin membrane. No Vth 
shift has been noticed but Rds variations are visible in off current and at high current value.  
4. Conclusion 
Three new designs of pressure sensors have been investigated in this paper. The principle is to use a transistor 
detection to follow a membrane deformation. The process mixes the bulk micromachining techniques and the 
standard FET process. The microelectronic process of the sensor has been widely simplified compared to suspended 
gate transistor. Moreover the transfer characteristic of the FET performed on the thin membrane and especially Vth 
values have shown wide variation with membrane deformation. It has been noticed that best design for pressure 
sensor involving the highest response to mechanical stress was the cross gate FET sensor on a 10-15μm thick 
membrane. Future works will try to confirm these results and to improve the sensitivity to low relative pressure. 
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